Notice: Trying to access array offset on value of type bool in /mnt/cpcwiki-httpdocs/includes/libs/IPSet.php on line 243

Notice: Trying to access array offset on value of type bool in /mnt/cpcwiki-httpdocs/includes/libs/IPSet.php on line 246

Notice: Trying to access array offset on value of type bool in /mnt/cpcwiki-httpdocs/includes/libs/IPSet.php on line 243

Notice: Trying to access array offset on value of type bool in /mnt/cpcwiki-httpdocs/includes/libs/IPSet.php on line 246
Changes - CPCWiki
Open main menu

Changes

Aleste 520EX

6 bytes added, 05:39, 6 February 2010
/* Gate Array Register 3 */
=== Gate Array Register 3 ===
Controls RAM Banking, similar to the Gate Array on CPC6128 (or, more specific, like similar to the 16L8 PAL IC which assists the CPC6128s Gate Array).
In the Aleste register 3 is effectively Mapper select.
Nocash
6,388
edits