Notice: Trying to access array offset on value of type bool in /mnt/cpcwiki-httpdocs/includes/libs/IPSet.php on line 243

Notice: Trying to access array offset on value of type bool in /mnt/cpcwiki-httpdocs/includes/libs/IPSet.php on line 246

Notice: Trying to access array offset on value of type bool in /mnt/cpcwiki-httpdocs/includes/libs/IPSet.php on line 243

Notice: Trying to access array offset on value of type bool in /mnt/cpcwiki-httpdocs/includes/libs/IPSet.php on line 246

Notice: Trying to access array offset on value of type null in /mnt/cpcwiki-httpdocs/includes/profiler/SectionProfiler.php on line 104

Notice: Trying to access array offset on value of type null in /mnt/cpcwiki-httpdocs/includes/profiler/SectionProfiler.php on line 104

Notice: Trying to access array offset on value of type null in /mnt/cpcwiki-httpdocs/includes/profiler/SectionProfiler.php on line 105

Notice: Trying to access array offset on value of type null in /mnt/cpcwiki-httpdocs/includes/profiler/SectionProfiler.php on line 105

Notice: Trying to access array offset on value of type null in /mnt/cpcwiki-httpdocs/includes/profiler/SectionProfiler.php on line 106

Notice: Trying to access array offset on value of type null in /mnt/cpcwiki-httpdocs/includes/profiler/SectionProfiler.php on line 106
NMI - CPCWiki
Last modified on 2 April 2010, at 16:50

NMI

Revision as of 16:50, 2 April 2010 by Nocash (Talk | contribs) (Created page with 'The Z80 executes a NMI (Non-Maskable Interrupt) on falling edge of the /NMI pin. Non-maskable means that the Z80 cannot disable it (unlike as normal INT, which can be disabled vi…')

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

The Z80 executes a NMI (Non-Maskable Interrupt) on falling edge of the /NMI pin. Non-maskable means that the Z80 cannot disable it (unlike as normal INT, which can be disabled via DI opcode), however, hardware that generates NMIs may (or may not) include a mechanism to disable NMIs (via I/O Ports).

The NMI vector is at address 0066h, regardless of the I register, and of the IM interrupt mode. The CPCs BIOS does not contain a NMI handler at that address, so, on the CPC, NMIs can be used only when RAM is enabled (or when the internal BIOS ROM is replaced by external ROM via ROMDIS signal).

The built-in components in the CPC don't use NMIs. There are a few hardware expansions that do generate NMIs: