Notice: Trying to access array offset on value of type bool in /mnt/cpcwiki-httpdocs/includes/libs/IPSet.php on line 243

Notice: Trying to access array offset on value of type bool in /mnt/cpcwiki-httpdocs/includes/libs/IPSet.php on line 246

Notice: Trying to access array offset on value of type bool in /mnt/cpcwiki-httpdocs/includes/libs/IPSet.php on line 243

Notice: Trying to access array offset on value of type bool in /mnt/cpcwiki-httpdocs/includes/libs/IPSet.php on line 246
Changes - CPCWiki
Open main menu

Changes

Gate Array

29 bytes added, 19:38, 4 July 2024
/* Register RMR2 (ASIC & Advanced ROM mapping) */
|}
The lower ROM address and [[Default I/O Port Summary|ASIC I/O page ]] modes are:
-Mode- ROM address ASIC I/O Page
Phi2x
13,173
edits