The symbol in the Schematic for the 74LS20 is incorrect (Should be a 4 input NAND gate). Your interpretation of the schematic in Note 2 is also incorrect. The combination of the 74LS138 followed by the 74LS20 means that the STI is mapped to ANY/ALL of the four lower addresses decoded from the 3 Address pins at the input.