== PAL MMR register ==
This register controls how the extended RAM is banked into the CPU address space. It doesn't affect the video display at all as the (even in C3 mode). The [[Gate Array]] can only access the unmapped Base 64k page of RAM.
{| class="wikitable"