Notice: Trying to access array offset on value of type bool in /mnt/cpcwiki-httpdocs/includes/libs/IPSet.php on line 243

Notice: Trying to access array offset on value of type bool in /mnt/cpcwiki-httpdocs/includes/libs/IPSet.php on line 246

Notice: Trying to access array offset on value of type bool in /mnt/cpcwiki-httpdocs/includes/libs/IPSet.php on line 243

Notice: Trying to access array offset on value of type bool in /mnt/cpcwiki-httpdocs/includes/libs/IPSet.php on line 246
Changes - CPCWiki

Changes

ASIC

300 bytes added, 10:57, 8 July 2024
/* ASIC I/O page */
POR column indicates whether a register has power-on reset. A "N" indicates that the contents of a register are undefined at power-on.
 
 
Beware, when booting your software from cartridge. The Z80 is in Interrupt Mode 0 by default. The FDC is in DMA mode by default. And the hardware sprites memory has random value.
 
Anyway, you have to initialize all internal components (Z80, PPI, CRTC, AY, etc) when you are booting from cartridge.
<br>
13,173
edits